SpinalHDL / VexRiscv
A FPGA friendly 32 bit RISC-V CPU implementation
| Aug | SEP | Oct |
| 26 | ||
| 2023 | 2024 | 2025 |

See what the GitHub community is most excited about today.
A FPGA friendly 32 bit RISC-V CPU implementation
AMD's Machine Intelligence Library
Disassembly of Pokémon Red/Blue
hipBLASLt is a library that provides general matrix-matrix operations with a flexible API and extends functionalities beyond a traditional BLAS library
Working draft of the proposed RISC-V V vector extension
Basic linear algebra subroutines for embedded optimization
Disassembly of Pokémon Crystal
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Safe, fast, small crypto using Rust
Hello world in every computer language. Thanks to everyone who contributes to this, make sure to see contributing.md for contribution instructions!
Multilingual BLS12-381 signature library
A blazingly fast JSON serializing & deserializing library