#
axi4
Here are 42 public repositories matching this topic...
Open
Add AXI FIFO
2
taichi-ishitani
commented
Jul 11, 2019
- AxProt[0]
- 0: Unprivileged access
- 1: Privileged access
- AxProt[1]
- Secure access
- Non-secure access
- AxProt[2]
- Data access
- Instruction access
Network on Chip Implementation written in SytemVerilog
-
Updated
May 28, 2022 - SystemVerilog
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
-
Updated
Jul 4, 2022 - SystemVerilog
Minimal DVI / HDMI Framebuffer
-
Updated
Aug 9, 2020 - Verilog
AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components
simulation
vhdl
verification
vip
tlm
testbench
osvvm
simulation-modeling
axi4
axi4-lite
axi4-stream
verification-component
-
Updated
Jul 3, 2022 - VHDL
FTDI FT600 SuperSpeed USB3.0 to AXI bus master
-
Updated
Jun 6, 2020 - C++
AXI4 and AXI4-Lite interface definitions
-
Updated
Sep 20, 2020 - SystemVerilog
DDR1 controller to realize mass, cheap memory for FPGAs.
-
Updated
Apr 17, 2022 - SystemVerilog
Quasar 2.0: Chisel equivalent of SweRV-EL2
scala
processor
chisel
riscv
rtl
chisel3
open-source-hardware
verilator
asic-verification
axi4
ahb-lite
asic-design
swerv
swerv-el2
-
Updated
Apr 13, 2021 - Scala
RISCV CPU implementation in SystemVerilog
asic
fpga
assembler
riscv
verilog
systemverilog
fpga-soc
risc-v
rv32i
crossbar
axi4
axi4-protocol
asic-design
riscv-cpu
-
Updated
Jul 4, 2022 - Coq
HLS for Networks-on-Chip
-
Updated
Feb 18, 2021 - C++
Advanced System on Chip Design Education Kit
arm
fpga
hardware
armv7
hdmi
xilinx-fpga
system-on-chip
axi
amba
zynq-7000
axi4
zybo-z7
cortex-a9
arm-cortex-a9
arm-processors
soc-design
-
Updated
May 6, 2022 - HTML
Common SystemVerilog RTL modules for RgGen
-
Updated
Jun 27, 2022 - SystemVerilog
A collection of formal properties for hardware buses, and cores using them.
-
Updated
Feb 22, 2021 - Verilog
Improve this page
Add a description, image, and links to the axi4 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the axi4 topic, visit your repo's landing page and select "manage topics."
We have
axi_cutandaxi_multicutfor pipelining (to be unified), but we currently don't have a module for buffering AXI beats in FIFOs. This gap can be filled by a newaxi_fifomodule.Implementing thi