VeeR EH1 core
-
Updated
Dec 22, 2022 - SystemVerilog
VeeR EH1 core
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
Repository for Open Source Mouse Firmware and Hardware
Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
Intermediate Language (IL) for Hardware Accelerator Generators
An Open Source, Micro Development Kit for IoT Embedded Applications using the nRF52832 SoC
VeeR EL2 Core
poseidon system - open source syringe pumps and microscope for laboratories
An Open-Source, Micro Development Kit for IoT Applications using the nRF52840 SoC
Time-sensitive affine types for predictable hardware generation
OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
Microphone Pre-amplifier
Module 5: Open Research Software and Open Source
3D printed, low cost transport vehicle controlled over mobile internet and programed in Python
General Purpose 8 Qubit Optical Quantum Computer
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
Dragon Armor 3D-printable CAD files (Autodesk Fusion 360)
ESP8266 IoT three channel dimmer
Add a description, image, and links to the open-source-hardware topic page so that developers can more easily learn about it.
To associate your repository with the open-source-hardware topic, visit your repo's landing page and select "manage topics."