The Wayback Machine - https://web.archive.org/web/20221127100147/https://github.com/WangXuan95
Skip to content
Avatar
  • USTC
  • Hefei, China
Block or Report

Block or report WangXuan95

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
WangXuan95/README.md

My github stats

Top Langs

我的技术栈 | My Tech Stack

  • systemverilog verilog bluespec c python csharp

  • iverilog quartus vivado arduino lceda

Pinned

  1. 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。

    Bluespec 250 13

  2. FpOC Public

    FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

    SystemVerilog 190 79

  3. An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-disk, USB-keyboard, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB ful…

    SystemVerilog 96 17

  4. A SATA host (HBA) core based on Xilinx FPGA with GTH. Easy to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。

    SystemVerilog 25 3

  5. USTC-RVSoC Public

    An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC,包含一个简单且可扩展的外设总线。

    SystemVerilog 204 53

  6. An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器,可实现高压缩率的无损/近无损图象压缩。

    SystemVerilog 57 11

183 contributions in the last year

Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Mon Wed Fri

Contribution activity

November 2022

WangXuan95 has no activity yet for this period.