The Wayback Machine - https://web.archive.org/web/20220704133919/https://github.com/alexforencich
Skip to content
Avatar

Highlights

  • 4 discussions answered

Organizations

@LabPy @SEDS-Software @ucsdsysnet @corundum
Block or Report

Block or report alexforencich

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. Open source FPGA-based NIC and platform for in-network compute

    Verilog 892 233

  2. Verilog Ethernet components for FPGA implementation

    Verilog 1.2k 403

  3. PCI express simulation framework for Cocotb

    Python 50 22

  4. Verilog PCI express components

    Verilog 493 158

  5. AXI interface modules for Cocotb

    Python 79 31

  6. verilog-axi Public

    Verilog AXI components for FPGA implementation

    Verilog 669 248

1,693 contributions in the last year

Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity

July 2022

Created 16 commits in 1 repository