#
rocket-chip
Here are 21 public repositories matching this topic...
SonicBOOM: The Berkeley Out-of-Order Machine
-
Updated
Sep 17, 2022 - Scala
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
boom
rocket
rocket-chip
chip-generator
chisel
riscv
rtl
peripherals
soc
out-of-order
superscalar
risc-v
firesim
accelerators
chipyard
hwacha
-
Updated
Sep 20, 2022 - C
FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud
-
Updated
Sep 21, 2022 - Scala
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
-
Updated
Jan 23, 2020 - Scala
RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
-
Updated
Nov 14, 2018 - SystemVerilog
Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator used in FireSim.
-
Updated
Nov 24, 2019 - C
C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
-
Updated
Jul 14, 2020 - C
Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
-
Updated
Nov 3, 2021 - Tcl
A fault-injection framework using Chisel and FIRRTL
-
Updated
Sep 4, 2018 - Scala
This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 SoC is Hex Five's official reference platform for its MultiZone Security Trusted Execution Environment and MultiZone Security Trusted Firmware. The X300 is an enhanced secure version of the - now archived - SiFive's Freedom E300 Platform built around the RISC-V Rocket chip originally developed at U.C. Berkeley.
fpga
rocket-chip
xilinx
fpga-soc
risc-v
xilinx-fpga
bitstream
digilent
e300
artix-100t
sifive-freedom
arty-a7
artix-35t
-
Updated
Jul 23, 2022 - Scala
Network components (NIC, Switch) for FireBox
-
Updated
Feb 11, 2022 - Scala
BOOM's Simulation Accelerator.
simulation
accelerator
boom
rocket
rocket-chip
chisel
riscv
rtl
firrtl
soc
risc-v
verilator
chipyard
-
Updated
Dec 16, 2021 - Scala
-
Updated
Jan 9, 2021 - Scala
Parallella RISC-V Prebuilt Images
-
Updated
Aug 18, 2016
A simple baremetal program template for RISC-V inspired from riscv benchmark tests
-
Updated
Apr 17, 2018 - C
Improve this page
Add a description, image, and links to the rocket-chip topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rocket-chip topic, visit your repo's landing page and select "manage topics."

