YosysHQ / picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
| Apr | MAY | Jun |
| 02 | ||
| 2021 | 2022 | 2023 |

See what the GitHub community is most excited about today.
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog Ethernet components for FPGA implementation
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
IC design and development should be faster,simpler and more reliable
Verilog PCI express components
SERV - The SErial RISC-V CPU
OpenXuantie - OpenC910 Core
A High-performance Timing Analysis Tool for VLSI Systems
HDL libraries and projects
The USRP™ Hardware Driver Repository
Verilog behavioral description of various memories
Verilog library for ASIC and FPGA designers
Verilog AXI components for FPGA implementation
OpenROAD's unified application implementing an RTL-to-GDS Flow