#
firrtl
Here are 18 public repositories matching this topic...
seldridge
commented
May 11, 2020
The RemoveKeywordCollisions transform, and it's one child VerilogRename, should error if renaming something marked as don't touch. It's also allowable that this shouldn't rename the offending signal and produce a warning.
Checklist
- Did you specify the current behavior?
- Did you specify the expected behavior?
- Did you provide a code example showing the problem?
- [x
Provides dot visualizations of chisel/firrtl circuits
-
Updated
Feb 8, 2022 - Scala
A fault-injection framework using Chisel and FIRRTL
-
Updated
Sep 4, 2018 - Scala
Implementation of the Advanced Encryption Standard in Chisel
-
Updated
Nov 14, 2019 - Scala
BOOM's Simulation Accelerator.
simulation
accelerator
boom
rocket
rocket-chip
chisel
riscv
rtl
firrtl
soc
risc-v
verilator
chipyard
-
Updated
Dec 16, 2021 - Scala
Split large FIRRTL into separated modules for incremental compilation.
-
Updated
Dec 16, 2021 - Scala
Haskell FIRRTL implementation
-
Updated
Mar 2, 2019 - Haskell
Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, please read the paper that appeared in MICRO 2021 by Bera et al. (https://arxiv.org/pdf/2109.12021.pdf).
-
Updated
Oct 9, 2021 - Scala
Utility toolset for Hardware Description Languages
-
Updated
Oct 15, 2017 - Haskell
A set of FIRRTL transforms for obfuscating circuits
-
Updated
Jul 11, 2019 - Scala
Improve this page
Add a description, image, and links to the firrtl topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the firrtl topic, visit your repo's landing page and select "manage topics."
Type of issue: documentation