The Wayback Machine - https://web.archive.org/web/20211019185746/https://github.com/ultraembedded
Skip to content
Avatar
  • UK

Sponsors

@clacktronics @seanjensengrey

Achievements

Achievements

Block or Report

Block or report ultraembedded

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. biriscv Public

    32-bit Superscalar RISC-V CPU

    Verilog 306 61

  2. riscv Public

    RISC-V CPU Core (RV32IM)

    Verilog 385 89

  3. cores Public

    Various HDL (Verilog) IP Cores

    Verilog 322 125

  4. Basic RISC-V Test SoC

    Verilog 28 14

  5. FPGAmp Public

    720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

    C 144 21

  6. Instruction set simulator for RISC-V, MIPS and ARM-v6m

    C++ 29 6

146 contributions in the last year

Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Mon Wed Fri

Contribution activity

October 2021

Created 1 commit in 1 repository