Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Package manager and build abstraction tool for FPGA/ASIC development
Python 727 151
SERV - The SErial RISC-V CPU
Verilog 485 85
An abstraction library for interfacing EDA tools
Python 337 89
FuseSoC standard core library
59 18
FuseSoC-based SoC for SweRV EH1
Verilog 115 31
A collection of core generators to use with FuseSoC
Python 6 7
olofk
Follow
