cliffordwolf / picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
| Aug | SEP | Oct |
| 03 | ||
| 2020 | 2021 | 2022 |

See what the GitHub community is most excited about today.
PicoRV32 - A Size-Optimized RISC-V CPU
HDL libraries and projects
The USRP™ Hardware Driver Repository
Verilog AXI components for FPGA implementation
ECE 4750 Tutorial 4: Verilog Hardware Description Language
OpenROAD's unified application implementing an RTL-to-GDS Flow
High performance motor control
Learning FPGA, yosys, nextpnr, and RISC-V