chipsalliance / Cores-SweRV
SweRV EH1 core
See what the GitHub community is most excited about today.
SweRV EH1 core
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Generic Register Interface (contains various adatpers)
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
AXI Adapter(s) for RISC-V Atomic Operations
open-source Ethenet media access controller for Ariane on Genesys-2
[UNRELEASED] FP div/sqrt unit for transprecision
Simple single-port AXI memory interface
IP Blocks to Support Design, Prototyping, and Verification of PULP on FPGAs
RISC-V Debug Support for our PULP RISC-V Cores
SystemVerilog modules and classes commonly used for verification
AXI X-Bar
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
Pipelines the AXI path with FIFOs
IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Common SystemVerilog components