EttusResearch / uhd
The USRP™ Hardware Driver Repository
See what the GitHub community is most excited about today.
The USRP™ Hardware Driver Repository
HDL libraries and projects
OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
A second generation low-cost amateur HF software defined radio transceiver.
The lab schedules for EECS168 at UC Riverside
RISC-V System on Chip Template Based on the picorv32 Processor
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
Verilog configurable cache
handle bus interconnection
Verilog behavioral description of various memories
The USRP™ Hardware Driver FPGA Repository
Documenting the Lattice ECP5 bit-stream format.
Wraps the NVDLA project for Chipyard integration
RTL, Cmodel, and testbench for NVDLA
High performance motor control
SERV - The SErial RISC-V CPU
PicoRV32 - A Size-Optimized RISC-V CPU
OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology