The Wayback Machine - https://web.archive.org/web/20220716042823/https://github.com/zzzDavid
Skip to content
Avatar
🍊
🍊

Highlights

  • Pro
Block or Report

Block or report zzzDavid

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
zzzDavid/README.md

Hi there, I'm Niansong Zhang

I'm an ECE MS/PhD student at Computer System Lab, Cornell University.

Currently, I'm working on a few interesting projects with the following labs:

  • NICS-EFC at Tsinghua University
  • CSL at Cornell University
  • WatCAG at the University of Waterloo

I was an intern at NOVAUTO Technology.

I worked at Intel Labs on Domain-Specific Language for Agile Design from Feburary to August 2021.

What I'm working on

I want to make hardware designing and implementation faster and easier.

  • FPGA Compiler

I worked on an automatic hard block placer RapidLayout with Prof. Nachiket Kapre at the University of Waterloo. We want to make placement for large-scale accelerators faster and easier. This project is still active as we work to bring RapidLayout more general.

  • Deep Learning Tool Chain

At NICS lab and Novauto Technology, I worked on deploying neural networks on FPGAs. Specifically, this process includes network pruning, quantization and compilation. I maintain a set of tools to deploy TensorFlow, PyTorch and Caffe neural network models on Xilinx FPGA.

  • Domain-Specific Languages

I am in the developer team of HeteroCL, a next-generation heterogenous DSL. HeteroCL decouples key hardware customizations from the algorithm specification, which boosts hardware developing efficiency and design portability. I developed a SystemC backend to generate ASIC design at Intel. Currently, there are many exciting projects going on around HeteroCL, including efforts for hardware verification, sparse architectures, and MLIR integration.

My Blog

I maintain a personal blog website: zzzdavid.tech. Just trying to put down things I'm doing and stuff that I read or learned.

Status

Pinned

  1. RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms

    Java 9 3

  2. ICDAR 2019 Robust Reading Challenge on Scanned Receipts OCR and Information Extraction

    Python 289 118

  3. An implementation of dilated convolutional layer based on Darknet Architecture

    C 26 7

  4. Forked from TangChangcheng/pytorch2caffe

    Pytorch2Caffe is a tool to convert pytorch models to (BVLC) Caffe network files (prototxt) and parameter files (caffemodel).

    Python 5

  5. Swift bubble screensaver, refactored with Swift 5.2, compatible with MacOS Big Sur 11

    Swift 11 1

  6. HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing

    C++ 228 73

973 contributions in the last year

Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Mon Wed Fri
Activity overview
Contributed to zzzDavid/cs6120-a3, zzzDavid/cs6120-a4, zzzDavid/zzzDavid.github.io and 26 other repositories

Contribution activity

July 2022

70 contributions in private repositories Jul 3 – Jul 15