The Wayback Machine - https://web.archive.org/web/20200610010817/https://github.com/topics/system-on-chip

#

system-on-chip

Here are 32 public repositories matching this topic...

stnolting / neo430

Star

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

open-source microcontroller fpga processor vhdl gcc customizable msp430 soc soft-core system-on-chip msp430-gcc

Updated May 18, 2020
VHDL

kactus2 / kactus2dev

Star

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

design fpga hardware eda ip-xact reuse hdl mpsoc system-on-chip

Updated Jun 3, 2020
C++

azonenberg / antikernel

Star

The Antikernel operating system project

fpga operating-system research-project security-hardening fpga-soc system-on-chip

Updated Apr 23, 2020
Verilog

sparkfun / ESP32_Thing

Star

Development platform for the Espressif ESP32 WiFi/Microcontroller SoC

iot hardware esp32 wifi iot-platform ble bluetooth-low-energy system-on-chip sparkfun-products

Updated Nov 3, 2016
Eagle

Awesome-Retro-Docs

TinyRetroWarehouse / Awesome-Retro-Docs

Star

A curated collection of technical documentation for Arcades, Handhelds, Consoles, Computers and MCU’s.

Updated Mar 20, 2020

maikmerten / spu32

Star

Small Processing Unit 32: A compact RV32I CPU written in Verilog

fpga verilog icestorm risc-v ice40 rv32i system-on-chip risc-processor

Updated Apr 5, 2020
C

sy2002 / QNICE-FPGA

Star

FPGA implementation of vaxman's QNICE CPU as a fully fledged 16bit system-on-a-chip

c open-source tutorial cpu fpga tetris vhdl assembler fpga-game sd-card vga system-on-chip vhdl-examples qnice learn-fpga learn-low-level fpga-tutorial fpga-tetris vhdl-tutorial

Updated Jun 7, 2020
C

ILAng

Bo-Yuan-Huang / ILAng

Star

A Modeling and Verification Platform for SoCs using ILAs

accelerator verification abstraction synthesis ila heterogeneous system-on-chip formal

Updated Jun 8, 2020
C++

ZipCPU / zbasic

Star

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

fpga verilog system-on-chip verilator zipcpu

Updated Jan 24, 2020
Verilog

ultraembedded / riscv_soc

Star

Basic RISC-V Test SoC

linux verilog fpga-soc-linux systemc fpga-soc risc-v system-on-chip riscv-linux

Updated Apr 7, 2019
Verilog

OValery16 / TransferCL

Star

TransferCL: an open framework for transfer learning on mobile device

deep-learning ndk portable gpu opencl android-application memory-management transfer-learning portability parallel-processing energy-efficiency native-applications system-on-chip mobile-devices multicore-cpu

Updated Jul 18, 2018
C

nmigen / nmigen-soc

Star

Open

Clarify documentation for alignment parameters to mention that it is log2

7

jfng commented Feb 5, 2020

Repro:

from nmigen.back import rtlil
from nmigen_soc import csr

csr_mux = csr.Multiplexer(addr_width=16, data_width=8, alignment=8)
csr_mux.add(csr.Element(1, "r"))

print(rtlil.convert(csr_mux))

Output:

<snip>
  File "/home/jf/src/nmigen/nmigen/hdl/ast.py", line 546, in <lambda>
    op_shapes = list(map(lambda x: x.shape(), self.operands))
  File "/home/jf/src

Read more

bug

BigEd / XSOC-xr16

Star

System-on-a-Chip for FPGA, with xr16 RISC core and LCC port

cpu fpga risc system-on-chip 16bit non-commercial-license revocable-license

Updated Jul 23, 2017
C

cezs / jtx1inst

Star

A custom C API for instrumenting Jetson TX1’s SoM and SoC

som instrumentation jetson-tx1 power-consumption soc armv8 temperature-sensor-data system-on-chip system-on-module cortex-a57

Updated Nov 21, 2018
C

ZipCPU / videozip

Star

A ZipCPU SoC for the Nexys Video board supporting video functionality

fpga gplv3 verilog hdmi soc system-on-chip verilator zipcpu nexys-video

Updated Dec 20, 2019
Verilog

JulienGrv / Zynq-TX-UTT

Star

Project about hardware acceleration performance on a Xilinx Zynq-7000 SoC ZC702

arm fpga zynq cpp vhdl image-processing xilinx vivado soc hardware-acceleration system-on-chip utt

Updated Oct 29, 2019
VHDL

MHesham / WinWireKm

Star

A kernel-mode driver for exposing Linux like mmap(...) to user-mode applications on Windows for direct physical memory access.

iot windows-10 mmap system-on-chip

Updated Jun 15, 2015
C++

plasoc / axiplasma

Star

AXI/MIPS SoC developed in VHDL with FreeRTOS port. Capable of running either preemptively or cooperatively.

c real-time mips vhdl operating-system freertos xilinx vivado system-on-chip axi amba

Updated Mar 19, 2018
VHDL

jeandet / VHD_Lib

Star

LPP's VHD_Lib is a kind of addon to gaisler's grlib with most Laboratory of Plasma Physics VHDL IPs.

vhdl system-on-chip vhdl-modules lpp gaisler-grlib vhd-lib grlib vhdl-ips

Updated Nov 26, 2018
VHDL

sergachev / litex-template

Star

Template project for litex-based SoCs

system-on-chip litex migen

Updated May 31, 2020
Python

polymitis / mixed-signal-oscilloscope

Star

Mixed-Signal Oscilloscope on Chip

fpga signal-processing verilog oscilloscope sampling system-on-chip

Updated Oct 15, 2017
Verilog

semahawk / icarium

Star

Trying to implement a soft core SoC

verilog verilog-hdl wishbone soft-core system-on-chip softcore wishbone-bus

Updated Apr 6, 2019
Verilog

gergo-papp / SystemOnChip-ImageProcessing-myRIO

Star

Image Processing Algorithms on System-on-Chip FPGA Devices using a myRIO as hardware and LabVIEW as software

fpga image-processing labview fpga-soc system-on-chip national-instruments myrio labview-fpga

Updated Jul 8, 2018
LabVIEW

zz-systems / Plasma-SoC

Star

Plasma MIPS (I) SoC

cpu mips de1-soc zedboard wishbone system-on-chip wishbone-bus

Updated Sep 17, 2018
C

polymitis / camera-soc

Star

Camera System on Chip

fpga camera systemverilog system-on-chip

Updated Mar 6, 2019
VHDL

jack994 / Mastermind-with-Raspberry-Pi2

Star

c arm assembler system-on-chip raspberry-pi-2

Updated Dec 14, 2018

CSharperMantle / http-parser-arduino

Star

HTTP request/response parser in C for AVR-based SoC like Arduino

http arduino embedded embedded-systems http-parser request-response-processing system-on-chip

Updated May 23, 2020
C

LionOfJewdah / convolutional_neural_networks_for_Verilog_HLS

Star

Convolutional Neural Networks for Verilog High-Level Synthesis

machine-learning fpga neural-network cpp cnn verilog hardware-acceleration system-on-chip high-level-synthesis network-on-chip

Updated Oct 19, 2018

khaled-e-a / acdma-crossbar

Star

System-Verilog implementation of the ACDMA crossbar

verilog system-on-chip network-on-chip

Updated Nov 25, 2018
SystemVerilog

mellowcandle / socfs

Star

SOC register access via FUSE

linux fuse-filesystem system-on-chip

Updated Jan 15, 2020
C

Improve this page

Add a description, image, and links to the system-on-chip topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the system-on-chip topic, visit your repo's landing page and select "manage topics."

You can’t perform that action at this time.