error detection and correction

(redirected from Error correcting code)
Also found in: Acronyms.

error detection and correction

(algorithm, storage)

(EDAC, or "error checking and correction", ECC) A collection of methods to detect errors in transmitted or stored data and to correct them. This is done in many ways, all of them involving some form of coding. The simplest form of error detection is a single added parity bit or a cyclic redundancy check. Multiple parity bits can not only detect that an error has occurred, but also which bits have been inverted, and should therefore be re-inverted to restore the original data. The more extra bits are added, the greater the chance that multiple errors will be detectable and correctable.

Several codes can perform Single Error Correction, Double Error Detection (SECDEC). One of the most commonly used is the Hamming code.

At the other technological extreme, cuniform texts from about 1500 B.C. which recorded the dates when Venus was visible, were examined on the basis of contained redundancies (the dates of appearance and disappearance were suplemented by the length of time of visibility) and "the worst data set ever seen" by [Huber, Zurich] was corrected.

RAM which includes EDAC circuits is known as error correcting memory (ECM).

[Wakerly, "Error Detecting Codes", North Holland 1978].

[Hamming, "Coding and Information Theory", 2nd Ed, Prentice Hall 1986].

This article is provided by FOLDOC - Free Online Dictionary of Computing (foldoc.org)

References in periodicals archive ?

That's why UNSW's new design is so exciting: relying on its silicon spin qubit approach - which already mimics much of the solid-state devices in silicon that are the heart of the US$380 billion global semiconductor industry - it shows how to dovetail spin qubit error correcting code into existing chip designs, enabling true universal quantum computation.

Complete Design of Silicon Quantum Computer Chip Unveiled

The Golden-Eyes II SB2002-MD fully supports multi-domain, NSA-secure architecture, and features two completely independent Intel Xeon D-based servers each with up to 16 cores, and up to 64GB of DDR4 memory with Error Correcting Code (ECC).

GMS DEBUTS SERVER WITH INTEL XEON D

ADATA has incorporated LDPC (low density parity check) error correcting code, data shaping, and even a RAID Engine in Ultimate SU800 firmware to ensure the best durability possible.

ADATA unveils SU800 SSD series with 3D NAND

This platform simplifies functional safety compliance with integrated hardware-based features like Error Correcting Code (ECC) support and standards compliant firmware libraries.

Future Electronics Promotes FM4 Portfolio from Cypress

Error Correcting Code (ECC) is a technique used to increase link reliability and to lower the required transmitted power.

FPGA-Based MWD for Network Error Correction

The third system referred to as the CI-CDI is realized by adding a simple error correcting code technique with double interleaving to the CI system.

Improvement in channel estimation and error rate performance in mobile cooperative OFDM systems with intercarrier interference

The authors in [14] proposed an energy efficient cooperative MIMO technique where LDPC code is used as an error correcting code. Their simulations results show that the cooperative scheme outperform SISO scheme in the presence of LDPC code.

Performance evaluation of adaptive LDPC coded modulation cooperative wireless communication system with best-relay selection

Users also benefit from the workstation's Error Correcting Code (ECC) memory to drastically reduce the possibility of memory-related errors and critical data loss.