default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID7th ICDCS 2024: Coimbatore, India
- 7th International Conference on Devices, Circuits and Systems, ICDCS 2024, Coimbatore, India, April 23-24, 2024. IEEE 2024, ISBN 979-8-3503-5047-0
- Sonia Vakayil, D. Sujitha Juliet, J. Anitha, Sunil Vakayil:
RAG-Based LLM Chatbot Using Llama-2. 1-5 - S. Rubeena Grace Tamilarasi, G. Josemin Bala, Evangeline Persis G. P, A Andrew Moses, A. Seetharaman:
Monitoring Sensor Data in Real Time via Integrated IoT Platforms Using LoRaWAN Technology. 1-5 - M. Karthik
, M. Gokul Nathan, R. Dhinesh, S. Ashwin:
MEDBOT Artificial Medicine Reminder and Deliver Robot with Line Follower Technique Using Arduino Uno in Healthcare. 6-10 - Pavithra G, Shubhangi Milind Joshi, Sandeep K. V, Kavana Salimath, Sindhu Sree M, T. C. Manjunath:
Designing a Multipath Fully Differential Operational Transconductance Amplifier (OTA) with Dual Flipped Voltage Follower in 50nm and 75nm CMOS Technologies using Cadence Tool. 11-15 - Reshma H, Thusharmubeen A, Geerthik S, Senthil G. A, Agileshwaran J:
MindSerenity: VR Ascents to Serenity - A Personalized Journey for Anxiety Reduction, Fostering Mental Well-Being Through Immersive and Tailored Experiences. 16-21 - Senthil G. A, Geerthik S, Lakshmi Priya R. V, Senthil Kumar, Mohan S:
Stability Approximation of Gel Electrolytes Using Machine Learning. 22-26 - R. Kingsy Grace, Jayasakthi Balaji G, Vishnu S, Saveetha V:
Air Quality Index Prediction using Bi-LSTM and Spider Monkey Optimization. 27-31 - A. Vinodhini, S. Sridevi Sathya Priya, P. Karthigaikumar, N. M. Siva Mangai:
Implementation of Efficient Security Algorithm. 32-35 - Srividhya G, Maheswari S, Dharshan E. K, Bhavan Shankar M, Dharaneesh T. R:
Branch Line Couplers Demystified: A Comprehensive Overview. 36-39 - K. Muthulakshmi, G. Santhakumar, C. Padmavathy, M. A. P. Manimekalai:
Wireless Sensor Network and Wi-fi Module Development of Data Acquisition Robot in Pipes. 40-44 - Somnath Wategaonkar, Kantilal Pitambar Rane, Tejeshree Bhoir, Komal Chaudhari, Prerna Bhopi, Sanesh Akhade:
Circuit Vision: Fast and Efficient Digitization of Complex Hand-Drawn Circuit using Yolov8. 45-50 - Anshuman Bhasker, Ankit Lodhi, K. P. Pradhan:
Comparative Assessment of Charge Sharing and Charge Coupling Circuits: An Approach for Optimal In-Memory Computing. 51-54 - Sreeja B. P., Rajeshkumar G, Alagu Kiruthika B, Sasi Prabha N, Varshini R, Afzal J:
Enabling Secure and Effective Deduplication in Multi Clouds. 55-59 - D. Malathi, S. Gautham, M. Dineshkumar, K. Balakrishnan:
Design of Convolution Neural Network for Crack Detection. 60-66 - Nikhil R. Hugar, Piruthiviraj P, Maleeha, Dhinesh V:
Simulation And Analysis of Bit Error Rate in Optical Fiber Communication Using Optisystem. 67-71 - Melbin George, S. Baskar, Michaelraj Kingston Roberts:
Design of Routing Protocols for Heterogeneous WSN Based on Multi-Agent Reinforcement Learning. 72-76 - R. D. Soumitra, Joseph Zacharias:
Augmenting Smart City Connectivity: A Robust Radio Over Fiber System Resilient to Chromatic Dispersion. 77-81 - Supriya S. S, Joseph Zacharias:
Reducing FWM Efficiency in DWDM Networks by Employing OFDM and Alternate Channel Delay. 82-86 - Praveen M, Rosario Gilmary, Manvizhi N, Vikram M, Sanjay V:
Speculating Future Stock Price in Stock Market Using Feature Scaling and Predictive Models. 87-91 - Manish K, S. Jaanaa Rubavathy, S. Gomathi:
Efficient Power Conversion of NON-Isolated Step-Up DC-DC Converter Compared with a Zeta Converter Recovery Through Switching Losses for Photovoltaic Applications. 92-96 - Manish K, S. Jaanaa Rubavathy, S. Gomathi:
Power Control in Dual Active Clamp DC-DC Converter with Non-Isolated DC-DC Converter for MPPT (INC Method) with Varying Temperatures for Photovoltaic Applications. 97-101 - Abhay Kumar Ranjan, Ompal Singh, Sandip Nemade:
VLSI Architecture for Reversible Radix-2 FFT using Modified Carry Select Adder. 102-106 - Chokkakula Ganesh, Aruru Sai Kumar, P. Santhosh, Anreddy Ramya, Chennoji Shiva Kumar, Ponugoti Thivani:
A Novel Design of Area Efficient Full Adder Architecture Using Reversible Logic Gates. 107-111 - Parthiban Murugesan, Sreenidhi Prabha Rajeev:
Power Efficiency Evaluation of Dual Edge Triggered Flip-Flops - A Comparative Analysis. 112-116 - Sathish Periyasamy, Sreenidhi Prabha Rajeev:
Implementation of Dynamic Comparator Using Improved Diode Free Adiabatic Logic Design. 117-121 - Narendra Varma Gadiraju, Ramaswamy T., S. P. V. Subba Rao, Mohammed Aamir Hussain, G. Siddartha Srinivas:
Revolutionizing 5G Networks by Harnessing GFDM With APSK Modulation for Enhanced Communication Efficiency. 122-127 - Naveen RS, Sanjay S, Senthil Murugan A, Surya Prakash M, Mukuntharaj C:
Implementation Of I2C Protocol With Adaptive Baud Rate Using Verilog. 128-131 - Gayatri V, Prathibha A Nair, M. Deepa, Ajita Fairen J, Dhanya Shree M:
Synthesizable Implementation of 2N/N Binary Division. 132-136 - Sasikala S, Mythily S:
Design and Performance Analysis of Enhanced Op-Amp for Low Pass Filter in Subwoofer. 137-141 - Kirti Bansal, Subhash Chander:
GaN HEMT Non Linear Model for RF Switch Applications. 142-145 - R. Lal Raja Singh, R. Selvamathi, G. Gokul, P. Infant Praveen Jose:
Design and Development of Air Bag Assisted Pneumatic Borewell Rescue System. 146-150 - G. Shanthi, K. Naga Vaishnavi, N. Manasa, V. Surya Pramod, S. Naga Leela, Shaik Shoukath Vali:
Design of Shift Registers Using DG-FinFET for Low Power Applications. 151-155 - Raghav Sandeep P, Elavarasi K, Praveen Raj S:
An Intelligent Based IoT System to Predict Proactive Paroxysms Using EDA Sensor. 156-162 - Mangalam H, Sakthivel V, Roupesh R, Sreeja P:
QCA Implementation of Arithmetic Unit using Reversible Logic Gates. 163-168 - Malathi D, Saranya M. D, Ponmurugan P, Revathi S, Kavin Kumar K, Malavika S:
Design of Content-Addressable Memory for Big Data Applications Using 18nm FINFET Technology. 169-173 - Pentamala Prakash Babu, Kolkuri Sindhuja, Thunuguntla Devi Sri Sai Lakshmi, Gongalla Sowmya, Dasari Akshitha:
Design and Evaluation of Two Stage Op-Amp for Biomedical Applications Using 90nm CMOS Technology. 174-178 - Thiyagarajan Krishnan, Artson Tamilvanan, Kaarthik Raaja Siva Subramaniam, Kanishk Sakthishanmugam, Shivaguru Manikandan:
Compact Coupled Line Based Multiband Bandpass Filter. 179-182 - Priyadharshini Mohanraj, Saravanan Paramasivam, Charukesh V., Nihar Ahamed Fathima A.:
A Hardware Trojan Detection Method for Gate-Level Netlists Employing the CAMELOT Measure. 183-187 - T. Kalpana, Challa Lakshmi Reddy, Bandaru Saranya, Poluboyina Naveen:
A Low Voltage 6T SRAM Cell Design and Analysis Using Cadence 90nm And 45nm CMOS Technology. 188-194 - Persiya Gnana Golda D, D. S. Shylu Sam, P. Sam Paul, D. Jayanthi, G. Nivetha:
Differential Voltage Controlled Ring VCO with No Feedback Loop Technique for Radio Frequency Applications. 200-204 - S. Padmakala:
Deep Learning Approaches to Gastrointestinal Image Classification: Evaluating VGG19 and EfficientNetB0 Models. 205-210 - G. Dhayanithi, G. Umamaheswari, Praveena A:
Performance Analysis of Highly Flexible Antenna for On-Body Communication. 211-215 - C. Noor Mohammad, B. Narashimha Murthy, H. Mohammed Shareef, Sourav Ghosh:
Temperature-Dependent Performance Analysis of Battery-Supercapacitor Hybrid Energy Storage Systems. 216-220 - Deepti Mongia, Subhash Chander, D. Nirmal:
Parameter Extraction for Large Periphery Indigenous AlGaN/GaN HEMT Device. 221-223 - Bhavana N. Sivadas, Jeshma Ullas, Sourabh Paul:
A Machine Learning-based Change Detection Scheme for the Remote Sensing Images using Gaussian and Lee filters. 224-228 - B. Shyamala Gowri, S. Anu H. Nair, K. P. Sanal Kumar, S. Kamalakkannan:
Integrating Chicken Swarm Optimization with Deep Learning for Microarray Gene Expression Classification. 229-233 - Persiya Gnana Golda D, S. Percy Deborah, Suji Sharon J., D. S. Shylu Sam, P. Sam Paul, D. Jayanthi, Ansia Liji K. S., G. Nivetha:
Verification of UART using AHB VIP with Maximum Coverage. 234-238 - Keerthana Vudumula, Jasil T. K, Ashish Kumar Yadav, Rohit Singh, V. P. Vinturaj, Sushil Kumar Pandey:
Theoretical Investigation of BC3 Monolayer for the Electrode of Na-ion Batteries. 239-242 - Shruthi Vajeer, Lavanya Vallab, Pravalika Yada, Sharmila Vallem:
Design of SRAM Cell Using FinFET for Low Power Applications. 243-247 - R. Saravana Kumar, L. Lino, K. Yogeshvaran, M. Leeban Moses:
Performance Analysis of an Enhancement Mode Operated AlGaN/GaN MIS-HEMT Device with Ga2O3 as a Back Barrier. 248-252 - Smrithi V., D. S. Shylu Sam, G. Manoj:
Design and Analysis of Two Stage Op-Amp in 180nm CMOS Process. 253-257 - S. Angen Franklin, Binola K. Jebalin, Subhash Chander, D. Nirmal:
Enhancing Reliability and RF Performance: The Impact of Fe Doped Back Barrier Optimization in GaN HEMTs. 258-261 - Soundarya V, A. Alfred Kirubaraj, S. Senith:
Performance and Evaluation of CG-CS LNA over Gain and Noise Optimization. 262-266 - Shazia Shanavas, Vipin V, A. S. Anandu, Reshmi S, Jathish JK, Ranjith K:
Affordable BeagleBone Solution for Precise IRIG-B Countdown Time Synchronization for Safety-Critical Applications. 267-270 - Nithin Kumar N. R., Sabitabratta Bhattacharya, S. Lakshmi Narasimhan, Amogh R. Naik, Rohanth Hari M:
Comparative Study on 45nm, 90nm and 180nm 6T SRAM Technologies. 271-275 - Sabitabratta Bhattacharya, S. Lakshmi Narasimhan, Rohanth Hari M:
Comparative Study on 4-Bit Adders and Multipliers with Hardware Implementation. 276-281 - V. R. Manukrishna, K. S. Nikhil:
Analysis of the non-monotonic dependence of FOM of β-Ga2O3 based Junctionless Field Effect Transistor on doping profile linearity in the drift region. 282-286 - Ashwini Priya S, Harini D, Priscila Lincoln, Sudharshana S. R, Siva Mangai N. M, Aswathy N:
Quantum Dot Cellular Automata for Improved Adder Efficiency: A Performance Evaluation with CMOS. 287-290 - Pavithara P, Ramesh M, Prabu M, Kavin Kumar K, Ponmurugan P, Udaya Suriyan V:
Design and Analysis of 4 Bit Multipliers Using Pass Transistor Logic and Gate Diffusion Input Technique Using 18nm FinFET Technology. 291-295 - K. Rani Rudrama, T. Devaraju, A. Prem Rathan, N. Chandra Sekhar:
Design and Analysis of Wideband Antenna Using a New MTM Slot for WiMAX/Wi-Fi/WLAN and C-Band Applications. 296-300 - Hridhay Natanasubramanian, Chandana S, M. Bhaskar:
A 3.5GHz Reconfigurable 2-Stage Cascode CMOS LNA with HPF Noise Matching & Body Bias for 5G NR n78 Band Applications. 301-307 - V. Karutharaja, N. B. Balamurugan, M. Suguna, D. Sriram Kumar:
A Comparative Review: Performance Parameters of Fin, Nanowire and Nanosheet Field Effect Transistors on 5nm Node. 308-312 - M. Keerthi, J. Charles Pravin, B. Mohan:
Enhancing Drain Current Performance of AlGaN/GaN HEMT through Graded AlGaN Barrier. 313-316 - B. Mohan, J. Charles Pravin, M. Keerthi, P. Prajoon:
Analyzing Ga-Polar and N-Polar GaN HEMTs: A Comparative Study for High-Power DC Performance in Semiconductor Applications. 317-321
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-02 00:58 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
