A 450 MHz 512 kB second-level cache with a 3.6 GB/s data bandwidth

@article{Bateman1998A4M,
  title={A 450 MHz 512 kB second-level cache with a 3.6 GB/s data bandwidth},
  author={Bruce L. Bateman and C. Freeman and John B. Halbert and K. Hose and Gene Petrie and E. Reese},
  journal={1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)},
  year={1998},
  pages={358-359},
  url={https://api.semanticscholar.org/CorpusID:21384417}
}
  • B. BatemanC. Freeman E. Reese
  • Published in IEEE International Solid… 5 February 1998
  • Computer Science, Engineering
  • 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)
This 512 kB, 4-way set-associative cache SRAM for a processor is configurable as a 512 k, or larger, second-level cache using one or more cache chips. Speed between the processor and cache in…
View on IEEE
doi.org
18 Citations
Highly Influential Citations
1
Background Citations
8
Methods Citations
1

Figures from this paper

18 Citations

A 2 MB, 3.6 GB/s back-side bus cache for an IA32 450 MHz microprocessor

This paper describes a 450 MHz multichip processor with a 2 MB, 3.6 GB/s level 2 cache. Chips are mounted on both sides of the substrate and use source synchronous, impedance controlled I/O circuits.…

An 833-MHz 1.5-W 18-Mb CMOS SRAM with 1.67 Gb/s/pin

This paper describes an 833-MHz 18-Mb CMOS SRAM with a 1.67-Gb/s/pin data rate that operates in two user-selectable double-data-rate modes (DDR and DDR2) and consumes 1.5 W of power at 833 MHz.

Synonym hit RAM - a 500-MHz CMOS SRAM macro with 576-bit parallel comparison and parity check functions

A virtual cache system with a synonym hit RAM, which achieves both high speed and large capacity because it solves the synonym problem that occurs with large-capacity cache systems.

A 1.8 ns access, 550 MHz 4.5 Mb CMOS SRAM

Key techniques for achieving this speed are a decoder using source-coupled-logic circuits combined with reset circuits, a sense amplifier with nMOS source followers, and a sense-amplifier activation-pulse generator that uses a duplicate memory-cell array.

A 550-ps access 900-MHz 1-Mb ECL-CMOS SRAM

An ultrahigh-speed 1-Mb emitter-coupled logic (ECL)-CMOS SRAM with 550-ps clock-access time, 900-MHz operating frequency, and 12-/spl mu/m/sup 2/ memory cells has been developed using 0.2-/spl mu/m…

The on-chip 3 MB subarray based 3rd level cache on an Itanium microprocessor

This 3 MB on-chip level-three cache employs subarray design style, and achieves 85% array efficiency, and provides a total bandwidth of 64 GB/s at 1.0 GHz.

ReCast: boosting tag line buffer coverage in low-power high-level caches "for free"

ReCast is proposed, a tiny tag set cache that filters a significant number of tag probes to the L2 tag array thus reducing power and S-Shift, a simple indexing function that greatly improves the utility of line buffers with no additional hardware cost is proposed.

A 2-V 300-MHz 1-Mb current-sensed double-density SRAM for low-power 0.3-μm CMOS/SIMOX ASICs

Silicon-on-insulator (SOI) devices have the great advantage of high operating speed in low supply voltages. This paper presents megabit-class high-speed and low-power embedded SRAM techniques for…

A High-Speed Low-Power Multi-VDD CMOS/SIMOX SRAM With LV-TTL Level Input/Output Pins—Write/Read Assist Techniques for 1-V Operated Memory Cells

A high-speed low-power SRAM that employs three power supplies (1, 2, and 3.3 V) is presented and the practical use of parasitic bipolar action in SOI MOSFETs is being actively considered as a way of obtaining a large read current from memory cells.

The MPCAM Based Multi-Core Processor Architecture: A Contention Free Architecture

An organization of a multi-port content addressable memory (MPCAM) which, if used as a shared memory, it allows all the cores of the processor to access it simultaneously without the need for queuing and arbitration.

One Reference

A 450 MHz IA32 P6 family microprocessor

    J. SchutzR. Wallace
  • Computer Science, Engineering
    1998 IEEE International Solid-State Circuits…
  • 1998
This implementation adds new support for back side bus caches that transfer data at the core clock rate in 1 MB and 2 MB implementations to support 4-way servers.

Related Papers

Showing 1 through 3 of 0 Related Papers