SRAM precharge system for reducing write power

@article{Kabir2015SRAMPS,
  title={SRAM precharge system for reducing write power},
  author={H. M. D. Kabir and Mansun Chan},
  journal={HKIE Transactions},
  year={2015},
  volume={22},
  pages={1 - 8},
  url={https://api.semanticscholar.org/CorpusID:108574841}
}
This paper presents the static random access memory (SRAM) precharge system by using an equaliser and a sense circuit, which reduces the write power of SRAM by 39.17% compared to conventional SRAM when maintaining other parameters are almost the same.
View on Taylor & Francis
5 Citations
Background Citations
2

5 Citations

Optimisation of SRAM cell in 7-nm node by response surface method

The RSM approach is demonstrated to be an effective way for the optimisation of the SRAM cell in single-digit nanometre node and the noise margin variation is investigated from 90 nm to 7 nm technology nodes based on the general butterfly curves approach for the comparison.

Content-Addressable Memory System Using a Nanoelectromechanical Memory Switch

This paper proposes a static-based architecture for a low-power, high-speed binary CAM (BCAM) and ternary CAM (TCAM), using a nanoelectromechanical (NEM) memory switch for nonvolatile data storage.

Binary Content-Addressable Memory System using Nanoelectromechanical Memory Switch

This work proposes static based architecture for CAM, using Nano-Electro Mechanical (NEM) Memory Switch for nonvolatile data storage, and designs the proposed CAM architectures on commercial 65 nm process with 1.2 V operating voltage.

HARM: Hardware-Assisted Continuous Re-randomization for Microcontrollers

The first solution for ARM-based MCUs to combat code reuse attacks, including ROP and more advanced JIT-ROP via continuous randomization through secure runtime and binary analysis tool with rewriting module is proposed.

Heterogeneous Multi-agent Routing Strategy for Robot-and-Picker-to-Good Order Fulfillment System

The results show that order fulfillment system with the proposed routing strategy can either extensively save manual labor or improve the system efficiency.

29 References

Fast & Low-Power Consuming SRAM Design by Fast Precharging Using Equalizer and Sense Circuit

A fast and low-power Static Random Access Memory (SRAM) design that reduces both static and dynamic power consumption and is simpler than conventional SRAM.

Low power and robust 7T dual-Vt SRAM circuit

    S. TawfikV. Kursun
  • Engineering, Computer Science
    2008 IEEE International Symposium on Circuits and…
  • 2008
A new seven transistors (7T) dual threshold voltage SRAM cell is proposed in this paper for simultaneously reducing the active and standby mode power consumption while enhancing the data stability…

An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches

An eight-transistor (8T) cell can be designed without significant area penalty over 6T-SRAM while providing substantially improved variability tolerance and low-voltage operation with no need for secondary or dynamic power supplies.

A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability

With the proposed asymmetrical six-FinFET SRAM cell, the read data stability and write ability are both enhanced by up to 6.12x and 58%, respectively, without causing any area overhead as compared to the standard symmetrical six -FinFet SRAM cells in a 15nm FinFET technology.

An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage

This paper describes a 32-Mb SRAM that has been designed and fabricated in a 65-nm low-power CMOS Technology. The 62-mm2 die features read-assist and write-assist circuit techniques that expand the…

Independent-gate and tied-gate FinFET SRAM Circuits: Design guidelines for reduced area and enhanced stability

Two six transistor SRAM cells based on independent-gate FinFET technology (IG-FinFET) are described in this paper for simultaneously reducing the active and standby mode power consumption while enhancing the data stability and the integration density.

Trends in low-power RAM circuit technologies

MOS transistor subthreshold current reduction circuits such as source-gate backbiasing scheme, which are essential in an ultra-low voltage era, might reduce an active current of a 1-V 16Gb DRAM from 1.2 A down to 22 mA.

Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap / underlap bitline access transistors for enhanced read data stability

The read data stability is enhanced and the leakage power consumption is reduced by up to 62% while maintaining similar write margin, cell layout area, read delay, and write delay as compared to a previously published asymmetrical six-FinFET SRAM cell in a 15nm FinFET technology.

A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies

    H. Yamauchi
  • Engineering, Computer Science
    IEEE Transactions on Very Large Scale Integration…
  • 2010
It has been shown that the 6T SRAM cell will be allowed long reign, even in the 15-nm process node, if ¿VT can be suppressed to < 70 mV thanks to effective oxide thickness scaling for the low-standby-power process; otherwise, 10T and 8T with read-modify-write will be needed after¿VT becomes > 85 and 75 mV, respectively.

A low-power SRAM using hierarchical bit line and local sense amplifiers

This paper proposes a low power SRAM using hierarchical bit line and local sense amplifiers (HBLSA-SRAM), which saves 34% of the write power compared to the conventional SRAM.

Related Papers

Showing 1 through 3 of 0 Related Papers