{"id":"https://openalex.org/W2809679348","doi":"https://doi.org/10.1145/3195970.3199848","title":"Basejump STL: systemverilog needs a standard template library for hardware design","display_name":"Basejump STL: systemverilog needs a standard template library for hardware design","publication_year":2018,"publication_date":"2018-06-19","ids":{"openalex":"https://openalex.org/W2809679348","doi":"https://doi.org/10.1145/3195970.3199848","mag":"2809679348"},"language":"en","primary_location":{"id":"doi:10.1145/3195970.3199848","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3199848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 55th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036770962","display_name":"Michael Taylor","orcid":"https://orcid.org/0000-0002-4074-6347"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Bedford Taylor","raw_affiliation_strings":["University of Washington"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5036770962"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8654767870903015},{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.7792285084724426},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.7217029333114624},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6550108790397644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.511585533618927},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5040956735610962},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.48978281021118164},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.42903849482536316},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42259398102760315},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4031805992126465},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2899056077003479},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22789394855499268},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1865749955177307}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8654767870903015},{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.7792285084724426},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.7217029333114624},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6550108790397644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.511585533618927},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5040956735610962},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.48978281021118164},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.42903849482536316},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42259398102760315},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4031805992126465},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2899056077003479},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22789394855499268},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1865749955177307},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3195970.3199848","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3199848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 55th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309411","display_name":"University of California Berkeley","ror":"https://ror.org/01an7q238"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W182754516","https://openalex.org/W1926668751","https://openalex.org/W1983394510","https://openalex.org/W2000959442","https://openalex.org/W2003313945","https://openalex.org/W2082910782","https://openalex.org/W2153331583","https://openalex.org/W2514922251","https://openalex.org/W2604670770","https://openalex.org/W2760630819","https://openalex.org/W4236433846","https://openalex.org/W4240365877","https://openalex.org/W4246775104"],"related_works":["https://openalex.org/W2275209844","https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W2324828474","https://openalex.org/W2582981600","https://openalex.org/W1928356079","https://openalex.org/W1987014004","https://openalex.org/W2981428839","https://openalex.org/W4238023541","https://openalex.org/W2140330842"],"abstract_inverted_index":{"We":[0,20,64],"propose":[1],"a":[2,73],"Standard":[3],"Template":[4],"Library":[5],"(STL)":[6],"for":[7,102],"synthesizeable":[8],"SystemVerilog":[9,68],"that":[10,24,37,69],"sharply":[11],"reduces":[12],"the":[13,22,26,29,84,100,103,118,121],"time":[14],"required":[15],"to":[16,67],"design":[17,27,76,104],"digital":[18],"circuits.":[19],"overview":[21],"principles":[23],"underly":[25],"of":[28,50,99,120],"open-source":[30],"BaseJump":[31,109],"STL,":[32,110],"including":[33,82],"light-weight":[34],"latency-insensitive":[35],"interfaces":[36],"yield":[38],"fast":[39,48],"microarchitectures":[40],"and":[41,58,60,78,95,116],"low":[42],"bug":[43],"density;":[44],"thin":[45],"handshaking":[46],"rules;":[47],"porting":[49],"hardened":[51],"chip":[52],"regions":[53],"across":[54],"nodes;":[55],"pervasive":[56],"parameterization":[57],"specialization,":[59],"static":[61],"error":[62],"checking.":[63],"suggest":[65],"extensions":[66],"will":[70],"make":[71],"it":[72],"more":[74],"functional":[75],"language,":[77],"discuss":[79],"our":[80],"validation,":[81],"with":[83,91],"DARPA":[85],"CRAFT-sponsored":[86],"16nm":[87],"TSMC":[88],"Celerity":[89],"SoC":[90],"511":[92],"RISC-V":[93],"cores":[94],"385M":[96],"transistors.":[97],"80%":[98],"modules":[101],"were":[105],"instantiated":[106],"directly":[107],"from":[108],"reducing":[111],"verification":[112],"time,":[113],"accelerating":[114],"development,":[115],"showing":[117],"promise":[119],"approach.":[122]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}