{"id":"https://openalex.org/W1922502214","doi":"https://doi.org/10.1109/icassp.1984.1172384","title":"Evaluation of signal processing architectures via an integrated simulation environment","display_name":"Evaluation of signal processing architectures via an integrated simulation environment","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1922502214","doi":"https://doi.org/10.1109/icassp.1984.1172384","mag":"1922502214"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1984.1172384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1984.1172384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005286494","display_name":"Marc Beacken","orcid":null},"institutions":[{"id":"https://openalex.org/I2800295664","display_name":"RCA (United States)","ror":"https://ror.org/010k8n340","country_code":"US","type":"company","lineage":["https://openalex.org/I2800295664"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Beacken","raw_affiliation_strings":["RCA Advanced Technology Laboratories, Camden, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RCA Advanced Technology Laboratories, Camden, NJ, USA","institution_ids":["https://openalex.org/I2800295664"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080029364","display_name":"Hungwen Li","orcid":null},"institutions":[{"id":"https://openalex.org/I2800295664","display_name":"RCA (United States)","ror":"https://ror.org/010k8n340","country_code":"US","type":"company","lineage":["https://openalex.org/I2800295664"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hungwen Li","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","RCA Advanced Technology Laboratories, Camden, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"RCA Advanced Technology Laboratories, Camden, NJ, USA","institution_ids":["https://openalex.org/I2800295664"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11823815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"328","last_page":"331"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7865485548973083},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.6377220153808594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.609940767288208},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5716498494148254},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5626815557479858},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5177575945854187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5031895041465759},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4960852563381195},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4619598090648651},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3424379527568817},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17138639092445374},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10735353827476501},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10095754265785217}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7865485548973083},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.6377220153808594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.609940767288208},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5716498494148254},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5626815557479858},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5177575945854187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5031895041465759},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4960852563381195},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4619598090648651},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3424379527568817},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17138639092445374},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10735353827476501},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10095754265785217},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1984.1172384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1984.1172384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '84. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W124606251","https://openalex.org/W1569931438","https://openalex.org/W1997307627","https://openalex.org/W2100857154","https://openalex.org/W4237374471","https://openalex.org/W4242934814","https://openalex.org/W6605091317"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2673800974","https://openalex.org/W4389544198","https://openalex.org/W157109213","https://openalex.org/W2052543411","https://openalex.org/W1998390211","https://openalex.org/W2129211971","https://openalex.org/W2062771600"],"abstract_inverted_index":{"A":[0],"recently-developed":[1],"system":[2],"simulation":[3,12,18],"environment":[4],"for":[5],"multiple":[6,42],"resource":[7],"systems":[8],"is":[9],"described.":[10],"The":[11],"tool":[13],"integrates":[14],"the":[15,39],"description":[16],"and":[17,26,54],"of":[19,41],"software":[20],"objects,":[21,23],"hardware":[22],"interconnection":[24],"topologies":[25],"user":[27],"applications.":[28],"In":[29],"this":[30],"study,":[31],"a":[32,44,50],"distributed":[33],"operating":[34],"system,":[35],"which":[36],"cooperatively":[37],"manages":[38],"activity":[40],"processors;":[43],"VLSI-oriented":[45],"floating":[46],"point":[47],"signal":[48],"processor;":[49],"shared":[51],"memory":[52],"architecture;":[53],"an":[55],"application":[56],"data":[57],"flow":[58],"graph":[59],"[1]":[60],"are":[61],"investigated.":[62]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}