{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:13:46Z","timestamp":1730286826343,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/nvmsa.2015.7304374","type":"proceedings-article","created":{"date-parts":[[2015,10,29]],"date-time":"2015-10-29T18:19:03Z","timestamp":1446142743000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["HMMSim: a simulator for hardware-software co-design of hybrid main memory"],"prefix":"10.1109","author":[{"given":"Santiago","family":"Bock","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce R.","family":"Childers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Mosse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Heterogeneous memory architectures A hw\/sw approach for mixing die-stacked and off-package memories HPCA","year":"2015","author":"meswani","key":"ref10"},{"key":"ref11","article-title":"Operating system support for NVM+DRAM hybrid main memory","author":"mogul","year":"0","journal-title":"Workshop on Hot Topics in Operating Systems 2009"},{"key":"ref12","first-page":"1","article-title":"Architectural simulator to model (non-)volatile memory systems","volume":"0","author":"poremba","year":"2015","journal-title":"Computer Architecture Letters"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"journal-title":"Usimm the utah simulated memory module a simulation infrastructure for the jwac memory scheduling championship","year":"2012","author":"chatterjee","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742901"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.40"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837363"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597924"},{"journal-title":"The gem5 Simulator SIGARCH Comput Archit News","year":"2011","author":"binkert","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"}],"event":{"name":"2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)","start":{"date-parts":[[2015,8,19]]},"location":"Hong Kong, Hong Kong","end":{"date-parts":[[2015,8,21]]}},"container-title":["2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7295173\/7304351\/07304374.pdf?arnumber=7304374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:55:30Z","timestamp":1490406930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7304374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/nvmsa.2015.7304374","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}