{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T04:06:46Z","timestamp":1744344406016,"version":"3.40.4"},"reference-count":40,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":1461,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Computer and System Sciences"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1016\/j.jcss.2012.09.004","type":"journal-article","created":{"date-parts":[[2012,10,10]],"date-time":"2012-10-10T15:55:29Z","timestamp":1349884529000},"page":"440-456","source":"Crossref","is-referenced-by-count":6,"title":["Developing a power-efficient and low-cost 3D NoC using smart GALS-based vertical channels"],"prefix":"10.1016","volume":"79","author":[{"given":"Amir-Mohammad","family":"Rahmani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"2003","series-title":"Networks on Chip","author":"Jantsch","key":"10.1016\/j.jcss.2012.09.004_br0010"},{"issue":"1","key":"10.1016\/j.jcss.2012.09.004_br0020","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new SoC paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"Computer"},{"issue":"1","key":"10.1016\/j.jcss.2012.09.004_br0030","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1132952.1132953","article-title":"A survey of research and practices of network-on-chip","volume":"38","author":"Bjerregaard","year":"2006","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.jcss.2012.09.004_br0040","unstructured":"A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. \u00d6berg, M. Millberg, D. Lindqvist, Network on chip: An architecture for billion transistor era, in: Proceedings of the IEEE NorChip Conference, November 2000."},{"issue":"1","key":"10.1016\/j.jcss.2012.09.004_br0050","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/TC.2008.142","article-title":"Networks-on-chip in a three-dimensional environment: A performance evaluation","volume":"58","author":"Feero","year":"2009","journal-title":"IEEE Trans. Comput."},{"issue":"4\u20135","key":"10.1016\/j.jcss.2012.09.004_br0060","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1147\/rd.504.0491","article-title":"Three-dimensional integrated circuits","volume":"50","author":"Topol","year":"2006","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/j.jcss.2012.09.004_br0070","doi-asserted-by":"crossref","unstructured":"J. Muttersbach, T. Villiger, W. Fichtner, Practical design of globally-asynchronous locally-synchronous systems, in: Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2000, pp. 52\u201359.","DOI":"10.1109\/ASYNC.2000.836791"},{"year":"2008","series-title":"Three-dimensional Integrated Circuit Design","author":"Pavlidis","key":"10.1016\/j.jcss.2012.09.004_br0080"},{"key":"10.1016\/j.jcss.2012.09.004_br0090","doi-asserted-by":"crossref","unstructured":"S. Spiesshoefer, L. Schaper, S. Burkett, G. Vangara, Z. Rahman, P. Arunasalam, Z-axis interconnects using fine pitch, nanoscale through-silicon vias: Process development, in: Proceedings of the 54th Electronic Components and Technology Conference, vol. 1, June 2004, pp. 466\u2013471.","DOI":"10.1109\/ECTC.2004.1319380"},{"key":"10.1016\/j.jcss.2012.09.004_br0100","doi-asserted-by":"crossref","unstructured":"T. Ono, M. Greenstreet, A modular synchronizing FIFO for NoCs, in: Proceedings of the 3rd ACM\/IEEE International Symposium on Networks-on-Chip, May 2009, pp. 224\u2013233.","DOI":"10.1109\/NOCS.2009.5071471"},{"key":"10.1016\/j.jcss.2012.09.004_br0110","unstructured":"S.-M. Jung, H. Lim, W. Cho, H. Cho, C. Yeo, Y. Kang, D. Bae, J. Na, K. Kwak, B. Choi, S. Kim, J. Jeong, Y. Chang, J. Jang, J. Kim, K. Kim, B.-I. Ryu, Highly area efficient and cost effective double stacked S3 (stacked single-crystal Si) peripheral CMOS SSTFT and SRAM cell technology for 512M bit density SRAM, in: Proceedings of the IEEE International Electron Devices Meeting, December 2004, pp. 265\u2013268."},{"key":"10.1016\/j.jcss.2012.09.004_br0120","doi-asserted-by":"crossref","unstructured":"S.-M. Jung, J. Jang, W. Cho, H. Cho, J. Jeong, Y. Chang, J. Kim, Y. Rah, Y. Son, J. Park, M.-S. Song, K.-H. Kim, J.-S. Lim, K. Kim, Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node, in: Proceedings of the International Electron Devices Meeting, December 2006, pp. 1\u20134.","DOI":"10.1109\/IEDM.2006.346902"},{"issue":"3","key":"10.1016\/j.jcss.2012.09.004_br0130","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/TDMR.2004.837118","article-title":"Evaluation of SiO2 antifuse in a 3D-OTP memory","volume":"4","author":"Li","year":"2004","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.jcss.2012.09.004_br0140","doi-asserted-by":"crossref","unstructured":"K. Bernstein, P. Andry, J. Cann, P. Emma, D. Greenberg, W. Haensch, M. Ignatowski, S. Koester, J. Magerlein, R. Puri, A. Young, Interconnects in the third dimension: Design challenges for 3D ICs, in: Proceedings of the 44th ACM\/IEEE Design Automation Conference, June 2007, pp. 562\u2013567.","DOI":"10.1145\/1278480.1278623"},{"issue":"6","key":"10.1016\/j.jcss.2012.09.004_br0150","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1109\/JPROC.2006.873612","article-title":"Three-dimensional integrated circuits and the future of system-on-chip designs","volume":"94","author":"Patti","year":"2006","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.jcss.2012.09.004_br0160","doi-asserted-by":"crossref","unstructured":"A.-M. Rahmani, K. Latif, V.K. Rao, P. Liljeberg, J. Plosila, H. Tenhunen, Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-Bus 3D architectures, in: Proceedings of the 5th IEEE\/ACM International Symposium on Networks-on-Chip, May 2011, pp. 65\u201372.","DOI":"10.1145\/1999946.1999957"},{"key":"10.1016\/j.jcss.2012.09.004_br0170","doi-asserted-by":"crossref","unstructured":"N. Madan, R. Balasubramonian, Leveraging 3D technology for improved reliability, in: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, December 2007, pp. 223\u2013235.","DOI":"10.1109\/MICRO.2007.31"},{"key":"10.1016\/j.jcss.2012.09.004_br0180","doi-asserted-by":"crossref","unstructured":"Y.-C. Lu, 3D technology based circuit and architecture design, in: Proceedings of the International Conference on Communications, Circuits and Systems, July 2009, pp. 1124\u20131128.","DOI":"10.1109\/ICCCAS.2009.5250319"},{"key":"10.1016\/j.jcss.2012.09.004_br0190","doi-asserted-by":"crossref","unstructured":"B. Goplen, S. Sapatnekar, Efficient thermal placement of standard cells in 3D ICs using a force directed approach, in: Proceedings of the International Conference on Computer Aided Design, November 2003, pp. 86\u201389.","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"10.1016\/j.jcss.2012.09.004_br0200","doi-asserted-by":"crossref","unstructured":"J. Cong, Yan Zhang, Thermal via planning for 3-D ICs, in: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, November 2005, pp. 745\u2013752.","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"10.1016\/j.jcss.2012.09.004_br0210","doi-asserted-by":"crossref","unstructured":"B. Dang, P. Joseph, M. Bakir, T. Spencer, P. Kohl, J. Meindl, Wafer-level microfluidic cooling interconnects for GSI, in: Proceedings of the IEEE 2005 International Interconnect Technology Conference, June 2005, pp. 180\u2013182.","DOI":"10.1109\/IITC.2005.1499971"},{"key":"10.1016\/j.jcss.2012.09.004_br0220","doi-asserted-by":"crossref","unstructured":"I. Loi, F. Angiolini, L. Benini, Developing mesochronous synchronizers to enable 3D NoCs, in: Proceedings of the Design, Automation and Test in Europe, March 2008, pp. 1414\u20131419.","DOI":"10.1109\/DATE.2008.4484872"},{"key":"10.1016\/j.jcss.2012.09.004_br0230","doi-asserted-by":"crossref","unstructured":"A.-M. Rahmani, P. Liljeberg, J. Plosila, H. Tenhunen, Exploring a low-cost inter-layer communication scheme for 3D networks-on-chip, in: Proceedings of the 15th CSI International Symposium on Computer Architecture and Digital Systems, September 2010, pp. 163\u2013166.","DOI":"10.1109\/CADS.2010.5623588"},{"key":"10.1016\/j.jcss.2012.09.004_br0240","series-title":"Proceedings of the 21th International Conference on Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation","first-page":"278","article-title":"Power and area optimization of 3D networks-on-chip using smart and efficient vertical channels","author":"Rahmani","year":"2011"},{"key":"10.1016\/j.jcss.2012.09.004_br0250","doi-asserted-by":"crossref","unstructured":"S. Pasricha, Exploring serial vertical interconnects for 3D ICs, in: Proceedings of the 46th ACM\/IEEE Design Automation Conference, July 2009, pp. 581\u2013586.","DOI":"10.1145\/1629911.1630061"},{"key":"10.1016\/j.jcss.2012.09.004_br0260","doi-asserted-by":"crossref","unstructured":"Y.-C. Lan, S.-H. Lo, Y.-C. Lin, Y.-H. Hu, S.-J. Chen, BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel, in: Proceedings of the 3rd ACM\/IEEE International Symposium on Networks-on-Chip, May 2009, pp. 266\u2013275.","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"10.1016\/j.jcss.2012.09.004_br0270","doi-asserted-by":"crossref","unstructured":"J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M.S. Yousif, C.R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, in: Proceedings of the ACM International Symposium on Computer Architecture, May 2007, pp. 138\u2013149.","DOI":"10.1145\/1250662.1250680"},{"key":"10.1016\/j.jcss.2012.09.004_br0280","doi-asserted-by":"crossref","unstructured":"F. Li, C. Nicopoulos, T. Richardson, X. Yuan, V. Narayanan, M. Kandemir, Design and management of 3D chip multiprocessors using network-in-memory, in: Proceedings of the 33rd International Symposium on Computer Architecture, May 2006, pp. 130\u2013141.","DOI":"10.1145\/1150019.1136497"},{"key":"10.1016\/j.jcss.2012.09.004_br0290","doi-asserted-by":"crossref","unstructured":"E. Wong, S.K. Lim, 3D floorplanning with thermal vias, in: Proceedings of the Design, Automation and Test in Europe, vol. 1, March 2006 pp. 1\u20136.","DOI":"10.1109\/DATE.2006.243773"},{"key":"10.1016\/j.jcss.2012.09.004_br0300","doi-asserted-by":"crossref","unstructured":"D. Velenis, M. Stucchi, E.J. Marinissen, B. Swinnen, E. Beyne, Impact of 3D design choices on manufacturing cost, in: Proceedings of the IEEE International Conference on 3D System Integration, September 2009, pp. 1\u20135.","DOI":"10.1109\/3DIC.2009.5306575"},{"year":"2004","series-title":"Principles and Practices of Interconnection Networks","author":"Dally","key":"10.1016\/j.jcss.2012.09.004_br0310"},{"issue":"1","key":"10.1016\/j.jcss.2012.09.004_br0320","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/16.249433","article-title":"Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs","volume":"40","author":"Sakurai","year":"1993","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.jcss.2012.09.004_br0330","doi-asserted-by":"crossref","unstructured":"L. Shang, L.-S. Peh, N.K. Jha, Dynamic voltage scaling with links for power optimization of interconnection networks, in: Proceedings of the 9th International Symposium on High-Performance Computer Architecture, February 2003, pp. 91\u2013102.","DOI":"10.1109\/HPCA.2003.1183527"},{"year":"1994","series-title":"Principles of Inventory and Material Management","author":"Tersine","key":"10.1016\/j.jcss.2012.09.004_br0340"},{"issue":"3","key":"10.1016\/j.jcss.2012.09.004_br0350","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1166\/jolpe.2009.1038","article-title":"Forecasting-based dynamic virtual channel management for power reduction in network-on-chips","volume":"5","author":"Rahmani","year":"2009","journal-title":"J. Low Power Electron."},{"key":"10.1016\/j.jcss.2012.09.004_br0360","doi-asserted-by":"crossref","unstructured":"A.-M. Rahmani, P. Liljeberg, J. Plosila, H. Tenhunen, Power and performance optimization of voltage\/frequency island-based networks-on-chip using reconfigurable synchronous\/bi-synchronous FIFOs, in: Proceedings of the 7th ACM International Conference on Computing Frontiers, May 2010, pp. 267\u2013276.","DOI":"10.1145\/1787275.1787335"},{"year":"1972","series-title":"Engineering Statistics","author":"Bowker","key":"10.1016\/j.jcss.2012.09.004_br0370"},{"key":"10.1016\/j.jcss.2012.09.004_br0380","doi-asserted-by":"crossref","unstructured":"R.S. Ramanujam, B. Lin, Near-optimal oblivious routing on three-dimensional mesh networks, in: Proceedings of the IEEE International Conference on Computer Design, October 2008, pp. 134\u2013141.","DOI":"10.1109\/ICCD.2008.4751852"},{"issue":"3","key":"10.1016\/j.jcss.2012.09.004_br0390","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1166\/jolpe.2009.1039","article-title":"NED: A novel synthetic traffic pattern for power\/performance analysis of network-on-chips using negative exponential distribution","volume":"5","author":"Rahmani","year":"2009","journal-title":"J. Low Power Electron."},{"key":"10.1016\/j.jcss.2012.09.004_br0400","doi-asserted-by":"crossref","unstructured":"G. Guindani, C. Reinbrecht, T. Raupp, N. Calazans, F.G. Moraes, NoC power estimation at the RTL abstraction level, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, April 2008, pp. 475\u2013478.","DOI":"10.1109\/ISVLSI.2008.17"}],"container-title":["Journal of Computer and System Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0022000012001407?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0022000012001407?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T10:29:03Z","timestamp":1744280943000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0022000012001407"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":40,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["S0022000012001407"],"URL":"https:\/\/doi.org\/10.1016\/j.jcss.2012.09.004","relation":{},"ISSN":["0022-0000"],"issn-type":[{"type":"print","value":"0022-0000"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}