1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
|
/*$Id: d_logicmod.cc,v 26.127 2009/11/09 16:06:11 al Exp $ -*- C++ -*-
* Copyright (C) 2001 Albert Davis
* Author: Albert Davis <[email protected]>
*
* This file is part of "Gnucap", the Gnu Circuit Analysis Package
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
* 02110-1301, USA.
*------------------------------------------------------------------
* logic model and device.
* netlist syntax:
* device: mxxxx vdd out in1 in2 ... family gatetype
* model: .model mname LOGIC <args>
*/
//testing=script 2006.07.17
#include "e_logicmod.h"
/*--------------------------------------------------------------------------*/
int MODEL_LOGIC::_count = -1; // there is one in e_node.cc, and the dispatcher
/*--------------------------------------------------------------------------*/
MODEL_LOGIC::MODEL_LOGIC(const COMPONENT* p)
:MODEL_CARD(p),
delay (1e-9),
vmax (5.),
vmin (0.),
unknown((vmax+vmin)/2),
rise (delay / 2),
fall (delay / 2),
rs (100.),
rw (1e9),
th1 (.75),
th0 (.25),
mr (5.),
mf (5.),
over (.1),
range (vmax - vmin)
{
++_count;
}
/*--------------------------------------------------------------------------*/
MODEL_LOGIC::MODEL_LOGIC(const MODEL_LOGIC& p)
:MODEL_CARD(p),
delay (p.delay),
vmax (p.vmax),
vmin (p.vmin),
unknown(p.unknown),
rise (p.rise),
fall (p.fall),
rs (p.rs),
rw (p.rw),
th1 (p.th1),
th0 (p.th0),
mr (p.mr),
mf (p.mf),
over (p.over),
range (p.range)
{
++_count;
}
/*--------------------------------------------------------------------------*/
void MODEL_LOGIC::precalc_first()
{
MODEL_CARD::precalc_first();
const CARD_LIST* par_scope = scope();
assert(par_scope);
delay.e_val(1e-9, par_scope);
vmax.e_val(5., par_scope);
vmin.e_val(0., par_scope);
unknown.e_val((vmax+vmin)/2, par_scope);
rise.e_val(delay / 2, par_scope);
fall.e_val(delay / 2, par_scope);
rs.e_val(100., par_scope);
rw.e_val(1e9, par_scope);
th1.e_val(.75, par_scope);
th0.e_val(.25, par_scope);
mr.e_val(5., par_scope);
mf.e_val(5., par_scope);
over.e_val(.1, par_scope);
range = vmax - vmin;
}
/*--------------------------------------------------------------------------*/
void MODEL_LOGIC::set_param_by_index(int i, std::string& value, int offset)
{
switch (MODEL_LOGIC::param_count() - 1 - i) {
case 0: delay = value; break;
case 1: vmax = value; break;
case 2: vmin = value; break;
case 3: unknown = value; break;
case 4: rise = value; break;
case 5: fall = value; break;
case 6: rs = value; break;
case 7: rw = value; break;
case 8: th1 = value; break;
case 9: th0 = value; break;
case 10: mr = value; break;
case 11: mf = value; break;
case 12: over = value; break;
default: MODEL_CARD::set_param_by_index(i, value, offset); break;
}
}
/*--------------------------------------------------------------------------*/
bool MODEL_LOGIC::param_is_printable(int i)const
{
switch (MODEL_LOGIC::param_count() - 1 - i) {
case 0:
case 1:
case 2:
case 3:
case 4:
case 5:
case 6:
case 7:
case 8:
case 9:
case 10:
case 11:
case 12: return true;
default: return MODEL_CARD::param_is_printable(i);
}
}
/*--------------------------------------------------------------------------*/
std::string MODEL_LOGIC::param_name(int i)const
{
switch (MODEL_LOGIC::param_count() - 1 - i) {
case 0: return "delay";
case 1: return "vmax";
case 2: return "vmin";
case 3: return "unknown";
case 4: return "rise";
case 5: return "fall";
case 6: return "rs";
case 7: return "rw";
case 8: return "thh";
case 9: return "thl";
case 10: return "mr";
case 11: return "mf";
case 12: return "over";
default: return MODEL_CARD::param_name(i);
}
}
/*--------------------------------------------------------------------------*/
std::string MODEL_LOGIC::param_name(int i, int j)const
{
if (j == 0) {
return param_name(i);
}else if (i >= MODEL_CARD::param_count()) {
return "";
}else{
return MODEL_CARD::param_name(i, j);
}
}
/*--------------------------------------------------------------------------*/
std::string MODEL_LOGIC::param_value(int i)const
{
switch (MODEL_LOGIC::param_count() - 1 - i) {
case 0: return delay.string();
case 1: return vmax.string();
case 2: return vmin.string();
case 3: return unknown.string();
case 4: return rise.string();
case 5: return fall.string();
case 6: return rs.string();
case 7: return rw.string();
case 8: return th1.string();
case 9: return th0.string();
case 10: return mr.string();
case 11: return mf.string();
case 12: return over.string();
default: return MODEL_CARD::param_value(i);
}
}
/*--------------------------------------------------------------------------*/
/*--------------------------------------------------------------------------*/
// vim:ts=8:sw=2:noet:
|
